The Linux Kernel
Development process
Submitting patches
Code of conduct
Maintainer handbook
All development-process docs
Core API
Driver APIs
Subsystems
Locking
Licensing rules
Writing documentation
Development tools
Testing guide
Hacking guide
Tracing
Fault injection
Livepatching
Rust
Administration
Build system
Reporting issues
Userspace tools
Userspace API
Firmware
Firmware and Devicetree
CPU architectures
ARC architecture
ARM Architecture
ARM64 Architecture
LoongArch Architecture
m68k Architecture
MIPS-specific Documentation
Nios II Specific Documentation
OpenRISC Architecture
PA-RISC Architecture
PA-RISC Debugging
Register Usage for Linux/PA-RISC
Feature status on parisc architecture
powerpc
RISC-V architecture
s390 Architecture
SuperH Interfaces Guide
Sparc Architecture
x86-specific Documentation
Xtensa Architecture
Unsorted documentation
Translations
The Linux Kernel
CPU Architectures
PA-RISC Architecture
View page source
English
Chinese (Simplified)
Chinese (Traditional)
PA-RISC Architecture
¶
PA-RISC Debugging
1. Absolute addresses
2. HPMCs
3. Q bit fun
Register Usage for Linux/PA-RISC
General Registers as specified by ABI
Feature status on parisc architecture