Results for spec/glsl-1.10/execution/built-in-functions/fs-op-div-ivec4-ivec4

Overview

Status: fail
Result: fail

Back to summary

Details

Detail Value
returncode 1
time 0.130412101746
note
Returncode was 1
command
/home/daenzer/src/piglit-git/piglit/framework/../bin/shader_runner tests/../generated_tests/spec/glsl-1.10/execution/built-in-functions/fs-op-div-ivec4-ivec4.shader_test -auto
errors_ignored
  • 0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]
  • 0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]
  • 0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]
  • 0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]
  • 0xa2f5d0: i32,ch = load 0xa2a5c0, 0xa2ecd0, 0xa2a7c0<LD4[%28]> [ID=48]
  • 0xa2f3d0: i64 = Register %vreg0 [ID=23]
  • 0xa2f5d0: i32,ch = load 0xa2a5c0, 0xa2ecd0, 0xa2a7c0<LD4[%28]> [ID=48]
  • 0xa2f3d0: i64 = Register %vreg0 [ID=23]
  • 0xa2f5d0: i32,ch = load 0xa2a5c0, 0xa2ecd0, 0xa2a7c0<LD4[%28]> [ID=48]
  • 0xa2f3d0: i64 = Register %vreg0 [ID=23]
errors
  • LLVM ERROR: Cannot select: 0xa40250: i32 = truncate 0xa3dd10 [ID=173]
  • 0xa3dd10: i64 = srl 0xa40150, 0xa2a9c0 [ID=169]
  • 0xa40150: i64 = mul 0xa3f200, 0xa3ff50 [ID=165]
  • 0xa3f200: i64 = zero_extend 0xa40050 [ID=161]
  • 0xa40050: i32 = select 0xa3ec00, 0xa3e800, 0xa3e900 [ID=157]
  • 0xa3ec00: i1 = setcc 0xa40b60, 0xa2a4c0, 0xa2fc80 [ID=125]
  • 0xa40b60: i32 = truncate 0xa40960 [ID=121]
  • 0xa40960: i64 = srl 0xa3a560, 0xa2a9c0 [ID=117]
  • 0xa3a560: i64 = mul 0xa40450, 0xa3e700 [ID=112]
  • 0xa40450: i64 = zero_extend 0xa2ead0 [ID=104]
  • 0xa3e700: i64 = zero_extend 0xa37d40 [ID=96]
  • 0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
  • 0xa2a4c0: i32 = Constant<0> [ORD=1] [ID=2]
  • 0xa3e800: i32 = add 0xa2ead0, 0xa40860 [ID=152]
  • 0xa2ead0: i32 = URECIP 0xa37d40 [ID=97]
  • 0xa37d40: i32 = xor 0xa37b40, 0xa37940 [ID=85]
  • 0xa37b40: i32 = add 0xa2f4d0, 0xa37940 [ID=77]
  • 0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]
  • 0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]
  • 0xa38d50: i64 = Constant<31> [ID=26]
  • 0xa40860: i32 = truncate 0xa40550 [ID=145]
  • 0xa40550: i64 = srl 0xa3c0f0, 0xa2a9c0 [ID=141]
  • 0xa3c0f0: i64 = mul 0xa3eb00, 0xa40450 [ID=137]
  • 0xa3eb00: i64 = zero_extend 0xa3ea00 [ID=133]
  • 0xa40450: i64 = zero_extend 0xa2ead0 [ID=104]
  • 0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
  • 0xa3e900: i32 = sub 0xa2ead0, 0xa40860 [ID=153]
  • 0xa2ead0: i32 = URECIP 0xa37d40 [ID=97]
  • 0xa37d40: i32 = xor 0xa37b40, 0xa37940 [ID=85]
  • 0xa37b40: i32 = add 0xa2f4d0, 0xa37940 [ID=77]
  • 0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]
  • 0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]
  • 0xa38d50: i64 = Constant<31> [ID=26]
  • 0xa40860: i32 = truncate 0xa40550 [ID=145]
  • 0xa40550: i64 = srl 0xa3c0f0, 0xa2a9c0 [ID=141]
  • 0xa3c0f0: i64 = mul 0xa3eb00, 0xa40450 [ID=137]
  • 0xa3eb00: i64 = zero_extend 0xa3ea00 [ID=133]
  • 0xa40450: i64 = zero_extend 0xa2ead0 [ID=104]
  • 0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
  • 0xa3ff50: i64 = zero_extend 0xa37c40 [ID=95]
  • 0xa37c40: i32 = xor 0xa37a40, 0xa36520 [ID=84]
  • 0xa37a40: i32 = add 0xa2f5d0, 0xa36520 [ID=75]
  • 0xa2ecd0: i64 = add 0xa2f3d0, 0xa2ebd0 [ORD=30] [ID=36]
  • 0xa2ebd0: i64 = Constant<44> [ORD=30] [ID=10]
  • 0xa2a7c0: i64 = undef [ORD=2] [ID=3]
  • 0xa36520: i32 = sra 0xa2f5d0, 0xa38d50 [ID=62]
  • 0xa2ecd0: i64 = add 0xa2f3d0, 0xa2ebd0 [ORD=30] [ID=36]
  • 0xa2ebd0: i64 = Constant<44> [ORD=30] [ID=10]
  • 0xa2a7c0: i64 = undef [ORD=2] [ID=3]
  • 0xa38d50: i64 = Constant<31> [ID=26]
  • 0xa36520: i32 = sra 0xa2f5d0, 0xa38d50 [ID=62]
  • 0xa2ecd0: i64 = add 0xa2f3d0, 0xa2ebd0 [ORD=30] [ID=36]
  • 0xa2ebd0: i64 = Constant<44> [ORD=30] [ID=10]
  • 0xa2a7c0: i64 = undef [ORD=2] [ID=3]
  • 0xa38d50: i64 = Constant<31> [ID=26]
  • 0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
  • In function: main
info
Returncode: 1

Errors:
LLVM ERROR: Cannot select: 0xa40250: i32 = truncate 0xa3dd10 [ID=173]
  0xa3dd10: i64 = srl 0xa40150, 0xa2a9c0 [ID=169]
    0xa40150: i64 = mul 0xa3f200, 0xa3ff50 [ID=165]
      0xa3f200: i64 = zero_extend 0xa40050 [ID=161]
        0xa40050: i32 = select 0xa3ec00, 0xa3e800, 0xa3e900 [ID=157]
          0xa3ec00: i1 = setcc 0xa40b60, 0xa2a4c0, 0xa2fc80 [ID=125]
            0xa40b60: i32 = truncate 0xa40960 [ID=121]
              0xa40960: i64 = srl 0xa3a560, 0xa2a9c0 [ID=117]
                0xa3a560: i64 = mul 0xa40450, 0xa3e700 [ID=112]
                  0xa40450: i64 = zero_extend 0xa2ead0 [ID=104]

                  0xa3e700: i64 = zero_extend 0xa37d40 [ID=96]

                0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
            0xa2a4c0: i32 = Constant<0> [ORD=1] [ID=2]
          0xa3e800: i32 = add 0xa2ead0, 0xa40860 [ID=152]
            0xa2ead0: i32 = URECIP 0xa37d40 [ID=97]
              0xa37d40: i32 = xor 0xa37b40, 0xa37940 [ID=85]
                0xa37b40: i32 = add 0xa2f4d0, 0xa37940 [ID=77]
                  0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]


                  0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]


                0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]
                  0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]


                  0xa38d50: i64 = Constant<31> [ID=26]
            0xa40860: i32 = truncate 0xa40550 [ID=145]
              0xa40550: i64 = srl 0xa3c0f0, 0xa2a9c0 [ID=141]
                0xa3c0f0: i64 = mul 0xa3eb00, 0xa40450 [ID=137]
                  0xa3eb00: i64 = zero_extend 0xa3ea00 [ID=133]

                  0xa40450: i64 = zero_extend 0xa2ead0 [ID=104]

                0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
          0xa3e900: i32 = sub 0xa2ead0, 0xa40860 [ID=153]
            0xa2ead0: i32 = URECIP 0xa37d40 [ID=97]
              0xa37d40: i32 = xor 0xa37b40, 0xa37940 [ID=85]
                0xa37b40: i32 = add 0xa2f4d0, 0xa37940 [ID=77]
                  0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]


                  0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]


                0xa37940: i32 = sra 0xa2f4d0, 0xa38d50 [ID=64]
                  0xa2f4d0: i32,ch = load 0xa2a5c0, 0xa2f0d0, 0xa2a7c0<LD4[%32]> [ID=49]


                  0xa38d50: i64 = Constant<31> [ID=26]
            0xa40860: i32 = truncate 0xa40550 [ID=145]
              0xa40550: i64 = srl 0xa3c0f0, 0xa2a9c0 [ID=141]
                0xa3c0f0: i64 = mul 0xa3eb00, 0xa40450 [ID=137]
                  0xa3eb00: i64 = zero_extend 0xa3ea00 [ID=133]

                  0xa40450: i64 = zero_extend 0xa2ead0 [ID=104]

                0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
      0xa3ff50: i64 = zero_extend 0xa37c40 [ID=95]
        0xa37c40: i32 = xor 0xa37a40, 0xa36520 [ID=84]
          0xa37a40: i32 = add 0xa2f5d0, 0xa36520 [ID=75]
            0xa2f5d0: i32,ch = load 0xa2a5c0, 0xa2ecd0, 0xa2a7c0<LD4[%28]> [ID=48]
              0xa2ecd0: i64 = add 0xa2f3d0, 0xa2ebd0 [ORD=30] [ID=36]
                0xa2f3d0: i64 = Register %vreg0 [ID=23]
                0xa2ebd0: i64 = Constant<44> [ORD=30] [ID=10]
              0xa2a7c0: i64 = undef [ORD=2] [ID=3]
            0xa36520: i32 = sra 0xa2f5d0, 0xa38d50 [ID=62]
              0xa2f5d0: i32,ch = load 0xa2a5c0, 0xa2ecd0, 0xa2a7c0<LD4[%28]> [ID=48]
                0xa2ecd0: i64 = add 0xa2f3d0, 0xa2ebd0 [ORD=30] [ID=36]
                  0xa2f3d0: i64 = Register %vreg0 [ID=23]
                  0xa2ebd0: i64 = Constant<44> [ORD=30] [ID=10]
                0xa2a7c0: i64 = undef [ORD=2] [ID=3]
              0xa38d50: i64 = Constant<31> [ID=26]
          0xa36520: i32 = sra 0xa2f5d0, 0xa38d50 [ID=62]
            0xa2f5d0: i32,ch = load 0xa2a5c0, 0xa2ecd0, 0xa2a7c0<LD4[%28]> [ID=48]
              0xa2ecd0: i64 = add 0xa2f3d0, 0xa2ebd0 [ORD=30] [ID=36]
                0xa2f3d0: i64 = Register %vreg0 [ID=23]
                0xa2ebd0: i64 = Constant<44> [ORD=30] [ID=10]
              0xa2a7c0: i64 = undef [ORD=2] [ID=3]
            0xa38d50: i64 = Constant<31> [ID=26]
    0xa2a9c0: i64 = Constant<32> [ORD=3] [ID=4]
In function: main


Output:

Back to summary