Results for spec/glsl-1.10/execution/built-in-functions/vs-op-div-int-ivec3

Overview

Status: fail
Result: fail

Back to summary

Details

Detail Value
returncode 1
time 0.129724979401
note
Returncode was 1
command
/home/daenzer/src/piglit-git/piglit/framework/../bin/shader_runner tests/../generated_tests/spec/glsl-1.10/execution/built-in-functions/vs-op-div-int-ivec3.shader_test -auto
errors_ignored
  • 0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]
  • 0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]
  • 0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]
  • 0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]
  • 0xf85420: i32,ch = load 0xf81540:1, 0xf84680, 0xf80d40<LD4[%28]> [ID=40]
  • 0xf85020: i64 = Register %vreg0 [ID=24]
  • 0xf85420: i32,ch = load 0xf81540:1, 0xf84680, 0xf80d40<LD4[%28]> [ID=40]
  • 0xf85020: i64 = Register %vreg0 [ID=24]
  • 0xf85420: i32,ch = load 0xf81540:1, 0xf84680, 0xf80d40<LD4[%28]> [ID=40]
  • 0xf85020: i64 = Register %vreg0 [ID=24]
errors
  • LLVM ERROR: Cannot select: 0xf93840: i32 = truncate 0xf93740 [ID=133]
  • 0xf93740: i64 = srl 0xf93640, 0xf84580 [ID=130]
  • 0xf93640: i64 = mul 0xf8c2e0, 0xf91000 [ID=127]
  • 0xf8c2e0: i64 = zero_extend 0xf91700 [ID=124]
  • 0xf91700: i32 = select 0xf8bbe0, 0xf8b2c0, 0xf8b3c0 [ID=121]
  • 0xf8bbe0: i1 = setcc 0xf94050, 0xf81440, 0xf862f0 [ID=97]
  • 0xf94050: i32 = truncate 0xf93f50 [ID=94]
  • 0xf93f50: i64 = srl 0xf93e50, 0xf84580 [ID=91]
  • 0xf93e50: i64 = mul 0xf93940, 0xf8b1c0 [ID=87]
  • 0xf93940: i64 = zero_extend 0xf85320 [ID=81]
  • 0xf8b1c0: i64 = zero_extend 0xf860f0 [ID=75]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • 0xf81440: i32 = Constant<0> [ORD=7] [ID=6]
  • 0xf8b2c0: i32 = add 0xf85320, 0xf93d50 [ID=117]
  • 0xf85320: i32 = URECIP 0xf860f0 [ID=76]
  • 0xf860f0: i32 = xor 0xf868f0, 0xf85820 [ID=69]
  • 0xf868f0: i32 = add 0xf85b20, 0xf85820 [ID=65]
  • 0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]
  • 0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]
  • 0xf8aec0: i64 = Constant<31> [ID=29]
  • 0xf93d50: i32 = truncate 0xf93b40 [ID=112]
  • 0xf93b40: i64 = srl 0xf93a40, 0xf84580 [ID=109]
  • 0xf93a40: i64 = mul 0xf8bae0, 0xf93940 [ID=106]
  • 0xf8bae0: i64 = zero_extend 0xf8b4c0 [ID=103]
  • 0xf93940: i64 = zero_extend 0xf85320 [ID=81]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • 0xf8b3c0: i32 = sub 0xf85320, 0xf93d50 [ID=118]
  • 0xf85320: i32 = URECIP 0xf860f0 [ID=76]
  • 0xf860f0: i32 = xor 0xf868f0, 0xf85820 [ID=69]
  • 0xf868f0: i32 = add 0xf85b20, 0xf85820 [ID=65]
  • 0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]
  • 0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]
  • 0xf8aec0: i64 = Constant<31> [ID=29]
  • 0xf93d50: i32 = truncate 0xf93b40 [ID=112]
  • 0xf93b40: i64 = srl 0xf93a40, 0xf84580 [ID=109]
  • 0xf93a40: i64 = mul 0xf8bae0, 0xf93940 [ID=106]
  • 0xf8bae0: i64 = zero_extend 0xf8b4c0 [ID=103]
  • 0xf93940: i64 = zero_extend 0xf85320 [ID=81]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • 0xf91000: i64 = zero_extend 0xf861f0 [ID=70]
  • 0xf861f0: i32 = xor 0xf85ff0, 0xf94150 [ID=66]
  • 0xf85ff0: i32 = add 0xf85420, 0xf94150 [ID=59]
  • 0xf84680: i64 = add 0xf85020, 0xf84580 [ORD=13] [ID=31]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • 0xf80d40: i64 = undef [ORD=3] [ID=4]
  • 0xf94150: i32 = sra 0xf85420, 0xf8aec0 [ID=51]
  • 0xf84680: i64 = add 0xf85020, 0xf84580 [ORD=13] [ID=31]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • 0xf80d40: i64 = undef [ORD=3] [ID=4]
  • 0xf8aec0: i64 = Constant<31> [ID=29]
  • 0xf94150: i32 = sra 0xf85420, 0xf8aec0 [ID=51]
  • 0xf84680: i64 = add 0xf85020, 0xf84580 [ORD=13] [ID=31]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • 0xf80d40: i64 = undef [ORD=3] [ID=4]
  • 0xf8aec0: i64 = Constant<31> [ID=29]
  • 0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
  • In function: main
info
Returncode: 1

Errors:
LLVM ERROR: Cannot select: 0xf93840: i32 = truncate 0xf93740 [ID=133]
  0xf93740: i64 = srl 0xf93640, 0xf84580 [ID=130]
    0xf93640: i64 = mul 0xf8c2e0, 0xf91000 [ID=127]
      0xf8c2e0: i64 = zero_extend 0xf91700 [ID=124]
        0xf91700: i32 = select 0xf8bbe0, 0xf8b2c0, 0xf8b3c0 [ID=121]
          0xf8bbe0: i1 = setcc 0xf94050, 0xf81440, 0xf862f0 [ID=97]
            0xf94050: i32 = truncate 0xf93f50 [ID=94]
              0xf93f50: i64 = srl 0xf93e50, 0xf84580 [ID=91]
                0xf93e50: i64 = mul 0xf93940, 0xf8b1c0 [ID=87]
                  0xf93940: i64 = zero_extend 0xf85320 [ID=81]

                  0xf8b1c0: i64 = zero_extend 0xf860f0 [ID=75]

                0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
            0xf81440: i32 = Constant<0> [ORD=7] [ID=6]
          0xf8b2c0: i32 = add 0xf85320, 0xf93d50 [ID=117]
            0xf85320: i32 = URECIP 0xf860f0 [ID=76]
              0xf860f0: i32 = xor 0xf868f0, 0xf85820 [ID=69]
                0xf868f0: i32 = add 0xf85b20, 0xf85820 [ID=65]
                  0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]


                  0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]


                0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]
                  0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]


                  0xf8aec0: i64 = Constant<31> [ID=29]
            0xf93d50: i32 = truncate 0xf93b40 [ID=112]
              0xf93b40: i64 = srl 0xf93a40, 0xf84580 [ID=109]
                0xf93a40: i64 = mul 0xf8bae0, 0xf93940 [ID=106]
                  0xf8bae0: i64 = zero_extend 0xf8b4c0 [ID=103]

                  0xf93940: i64 = zero_extend 0xf85320 [ID=81]

                0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
          0xf8b3c0: i32 = sub 0xf85320, 0xf93d50 [ID=118]
            0xf85320: i32 = URECIP 0xf860f0 [ID=76]
              0xf860f0: i32 = xor 0xf868f0, 0xf85820 [ID=69]
                0xf868f0: i32 = add 0xf85b20, 0xf85820 [ID=65]
                  0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]


                  0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]


                0xf85820: i32 = sra 0xf85b20, 0xf8aec0 [ID=57]
                  0xf85b20: i32,ch = load 0xf81540:1, 0xf85720, 0xf80d40<LD4[%32]> [ID=43]


                  0xf8aec0: i64 = Constant<31> [ID=29]
            0xf93d50: i32 = truncate 0xf93b40 [ID=112]
              0xf93b40: i64 = srl 0xf93a40, 0xf84580 [ID=109]
                0xf93a40: i64 = mul 0xf8bae0, 0xf93940 [ID=106]
                  0xf8bae0: i64 = zero_extend 0xf8b4c0 [ID=103]

                  0xf93940: i64 = zero_extend 0xf85320 [ID=81]

                0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
      0xf91000: i64 = zero_extend 0xf861f0 [ID=70]
        0xf861f0: i32 = xor 0xf85ff0, 0xf94150 [ID=66]
          0xf85ff0: i32 = add 0xf85420, 0xf94150 [ID=59]
            0xf85420: i32,ch = load 0xf81540:1, 0xf84680, 0xf80d40<LD4[%28]> [ID=40]
              0xf84680: i64 = add 0xf85020, 0xf84580 [ORD=13] [ID=31]
                0xf85020: i64 = Register %vreg0 [ID=24]
                0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
              0xf80d40: i64 = undef [ORD=3] [ID=4]
            0xf94150: i32 = sra 0xf85420, 0xf8aec0 [ID=51]
              0xf85420: i32,ch = load 0xf81540:1, 0xf84680, 0xf80d40<LD4[%28]> [ID=40]
                0xf84680: i64 = add 0xf85020, 0xf84580 [ORD=13] [ID=31]
                  0xf85020: i64 = Register %vreg0 [ID=24]
                  0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
                0xf80d40: i64 = undef [ORD=3] [ID=4]
              0xf8aec0: i64 = Constant<31> [ID=29]
          0xf94150: i32 = sra 0xf85420, 0xf8aec0 [ID=51]
            0xf85420: i32,ch = load 0xf81540:1, 0xf84680, 0xf80d40<LD4[%28]> [ID=40]
              0xf84680: i64 = add 0xf85020, 0xf84580 [ORD=13] [ID=31]
                0xf85020: i64 = Register %vreg0 [ID=24]
                0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
              0xf80d40: i64 = undef [ORD=3] [ID=4]
            0xf8aec0: i64 = Constant<31> [ID=29]
    0xf84580: i64 = Constant<32> [ORD=13] [ID=10]
In function: main


Output:

Back to summary