Results for spec/glsl-1.10/execution/built-in-functions/vs-op-eq-ivec4-ivec4

Overview

Status: fail
Result: fail

Back to summary

Details

Detail Value
returncode 1
time 0.103484153748
note
Returncode was 1
command
/home/daenzer/src/piglit-git/piglit/framework/../bin/shader_runner tests/../generated_tests/spec/glsl-1.10/execution/built-in-functions/vs-op-eq-ivec4-ivec4.shader_test -auto
errors_ignored
  • 0x192ad00: i32,ch = load 0x1926ef0:1, 0x192a000, 0x19266f0<LD4[%10]> [ID=38]
  • 0x192b100: i32,ch = load 0x1926ef0:1, 0x192e840, 0x19266f0<LD4[%14]> [ID=39]
  • 0x192e840: i64 = Register %vreg0 [ID=24]
  • 0x192bac0: i32,ch = load 0x1926ef0:1, 0x192ab00, 0x19266f0<LD4[%20]> [ID=40]
  • 0x192bec0: i32,ch = load 0x1926ef0:1, 0x192af00, 0x19266f0<LD4[%24]> [ID=41]
  • 0x192c4c0: i32,ch = load 0x1926ef0:1, 0x192b8c0, 0x19266f0<LD4[%30]> [ID=42]
  • 0x192de40: i32,ch = load 0x1926ef0:1, 0x192bcc0, 0x19266f0<LD4[%34]> [ID=43]
  • 0x192ea40: i32,ch = load 0x1926ef0:1, 0x192c2c0, 0x19266f0<LD4[%40]> [ID=44]
  • 0x192e740: i32,ch = load 0x1926ef0:1, 0x192c6c0, 0x19266f0<LD4[%44]> [ID=45]
errors
  • LLVM ERROR: Cannot select: 0x192ef50: i32 = sign_extend 0x192a600 [ID=67]
  • 0x192a600: i1 = VCC_BITCAST 0x1929b00 [ID=66]
  • 0x1929b00: i64 = and 0x1929800, 0x19263f0 [ID=65]
  • 0x1929800: i64 = VCC_BITCAST 0x192a300 [ID=63]
  • 0x192a300: i1 = VCC_BITCAST 0x192a100 [ID=61]
  • 0x192a100: i64 = and 0x192a200, 0x192e540 [ID=59]
  • 0x192a200: i64 = VCC_BITCAST 0x192a800 [ID=55]
  • 0x192a800: i1 = setcc 0x192ad00, 0x192b100, 0x192a700 [ORD=20] [ID=50]
  • 0x192a000: i64 = add 0x192e840, 0x1929f00 [ORD=13] [ID=28]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x192e540: i64 = VCC_BITCAST 0x192b200 [ID=56]
  • 0x192b200: i1 = setcc 0x192bac0, 0x192bec0, 0x192a700 [ORD=30] [ID=51]
  • 0x192ab00: i64 = add 0x192e840, 0x192aa00 [ORD=23] [ID=29]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x192af00: i64 = add 0x192e840, 0x192ae00 [ORD=27] [ID=30]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x19263f0: i64 = VCC_BITCAST 0x192b9c0 [ID=64]
  • 0x192b9c0: i1 = VCC_BITCAST 0x192b000 [ID=62]
  • 0x192b000: i64 = and 0x192ac00, 0x192e640 [ID=60]
  • 0x192ac00: i64 = VCC_BITCAST 0x192bfc0 [ID=57]
  • 0x192bfc0: i1 = setcc 0x192c4c0, 0x192de40, 0x192a700 [ORD=40] [ID=52]
  • 0x192b8c0: i64 = add 0x192e840, 0x192b400 [ORD=33] [ID=31]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x192bcc0: i64 = add 0x192e840, 0x192bbc0 [ORD=37] [ID=32]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x192e640: i64 = VCC_BITCAST 0x192df40 [ID=58]
  • 0x192df40: i1 = setcc 0x192ea40, 0x192e740, 0x192a700 [ORD=50] [ID=53]
  • 0x192c2c0: i64 = add 0x192e840, 0x192c1c0 [ORD=43] [ID=33]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • 0x192c6c0: i64 = add 0x192e840, 0x192c5c0 [ORD=47] [ID=34]
  • 0x19266f0: i64 = undef [ORD=3] [ID=4]
  • In function: main
info
Returncode: 1

Errors:
LLVM ERROR: Cannot select: 0x192ef50: i32 = sign_extend 0x192a600 [ID=67]
  0x192a600: i1 = VCC_BITCAST 0x1929b00 [ID=66]
    0x1929b00: i64 = and 0x1929800, 0x19263f0 [ID=65]
      0x1929800: i64 = VCC_BITCAST 0x192a300 [ID=63]
        0x192a300: i1 = VCC_BITCAST 0x192a100 [ID=61]
          0x192a100: i64 = and 0x192a200, 0x192e540 [ID=59]
            0x192a200: i64 = VCC_BITCAST 0x192a800 [ID=55]
              0x192a800: i1 = setcc 0x192ad00, 0x192b100, 0x192a700 [ORD=20] [ID=50]
                0x192ad00: i32,ch = load 0x1926ef0:1, 0x192a000, 0x19266f0<LD4[%10]> [ID=38]
                  0x192a000: i64 = add 0x192e840, 0x1929f00 [ORD=13] [ID=28]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
                0x192b100: i32,ch = load 0x1926ef0:1, 0x192e840, 0x19266f0<LD4[%14]> [ID=39]
                  0x192e840: i64 = Register %vreg0 [ID=24]
                  0x19266f0: i64 = undef [ORD=3] [ID=4]
            0x192e540: i64 = VCC_BITCAST 0x192b200 [ID=56]
              0x192b200: i1 = setcc 0x192bac0, 0x192bec0, 0x192a700 [ORD=30] [ID=51]
                0x192bac0: i32,ch = load 0x1926ef0:1, 0x192ab00, 0x19266f0<LD4[%20]> [ID=40]
                  0x192ab00: i64 = add 0x192e840, 0x192aa00 [ORD=23] [ID=29]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
                0x192bec0: i32,ch = load 0x1926ef0:1, 0x192af00, 0x19266f0<LD4[%24]> [ID=41]
                  0x192af00: i64 = add 0x192e840, 0x192ae00 [ORD=27] [ID=30]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
      0x19263f0: i64 = VCC_BITCAST 0x192b9c0 [ID=64]
        0x192b9c0: i1 = VCC_BITCAST 0x192b000 [ID=62]
          0x192b000: i64 = and 0x192ac00, 0x192e640 [ID=60]
            0x192ac00: i64 = VCC_BITCAST 0x192bfc0 [ID=57]
              0x192bfc0: i1 = setcc 0x192c4c0, 0x192de40, 0x192a700 [ORD=40] [ID=52]
                0x192c4c0: i32,ch = load 0x1926ef0:1, 0x192b8c0, 0x19266f0<LD4[%30]> [ID=42]
                  0x192b8c0: i64 = add 0x192e840, 0x192b400 [ORD=33] [ID=31]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
                0x192de40: i32,ch = load 0x1926ef0:1, 0x192bcc0, 0x19266f0<LD4[%34]> [ID=43]
                  0x192bcc0: i64 = add 0x192e840, 0x192bbc0 [ORD=37] [ID=32]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
            0x192e640: i64 = VCC_BITCAST 0x192df40 [ID=58]
              0x192df40: i1 = setcc 0x192ea40, 0x192e740, 0x192a700 [ORD=50] [ID=53]
                0x192ea40: i32,ch = load 0x1926ef0:1, 0x192c2c0, 0x19266f0<LD4[%40]> [ID=44]
                  0x192c2c0: i64 = add 0x192e840, 0x192c1c0 [ORD=43] [ID=33]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
                0x192e740: i32,ch = load 0x1926ef0:1, 0x192c6c0, 0x19266f0<LD4[%44]> [ID=45]
                  0x192c6c0: i64 = add 0x192e840, 0x192c5c0 [ORD=47] [ID=34]


                  0x19266f0: i64 = undef [ORD=3] [ID=4]
In function: main


Output:

Back to summary