brw_eu.h

Go to the documentation of this file.

/*
 Copyright (C) Intel Corp.  2006.  All Rights Reserved.
 Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
 develop this 3D driver.

 Permission is hereby granted, free of charge, to any person obtaining
 a copy of this software and associated documentation files (the
 "Software"), to deal in the Software without restriction, including
 without limitation the rights to use, copy, modify, merge, publish,
 distribute, sublicense, and/or sell copies of the Software, and to
 permit persons to whom the Software is furnished to do so, subject to
 the following conditions:

 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial
 portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 **********************************************************************/
 /*
  * Authors:
  *   Keith Whitwell <keith@tungstengraphics.com>
  */


#ifndef BRW_EU_H
#define BRW_EU_H

#include "brw_structs.h"
#include "brw_defines.h"

#include "pipe/p_compiler.h"
#include "pipe/p_shader_tokens.h"

#define BRW_SWIZZLE4(a,b,c,d) (((a)<<0) | ((b)<<2) | ((c)<<4) | ((d)<<6))
#define BRW_GET_SWZ(swz, idx) (((swz) >> ((idx)*2)) & 0x3)

#define BRW_SWIZZLE_NOOP      BRW_SWIZZLE4(0,1,2,3)
#define BRW_SWIZZLE_XYZW      BRW_SWIZZLE4(0,1,2,3)
#define BRW_SWIZZLE_XXXX      BRW_SWIZZLE4(0,0,0,0)
#define BRW_SWIZZLE_XYXY      BRW_SWIZZLE4(0,1,0,1)


#define REG_SIZE (8*4)


/* These aren't hardware structs, just something useful for us to pass around:
 *
 * Align1 operation has a lot of control over input ranges.  Used in
 * WM programs to implement shaders decomposed into "channel serial"
 * or "structure of array" form:
 */
struct brw_reg
{
   unsigned type:4;
   unsigned file:2;
   unsigned nr:8;
   unsigned subnr:5;            /* :1 in align16 */
   unsigned negate:1;           /* source only */
   unsigned abs:1;              /* source only */
   unsigned vstride:4;          /* source only */
   unsigned width:3;            /* src only, align1 only */
   unsigned hstride:2;                  /* src only, align1 only */
   unsigned address_mode:1;     /* relative addressing, hopefully! */
   unsigned pad0:1;

   union {
      struct {
         unsigned swizzle:8;            /* src only, align16 only */
         unsigned writemask:4;          /* dest only, align16 only */
         int  indirect_offset:10;       /* relative addressing offset */
         unsigned pad1:10;              /* two dwords total */
      } bits;

      float f;
      int   d;
      unsigned ud;
   } dw1;
};


struct brw_indirect {
   unsigned addr_subnr:4;
   int addr_offset:10;
   unsigned pad:18;
};


#define BRW_EU_MAX_INSN_STACK 5
#define BRW_EU_MAX_INSN 1200

struct brw_compile {
   struct brw_instruction store[BRW_EU_MAX_INSN];
   unsigned nr_insn;

   /* Allow clients to push/pop instruction state:
    */
   struct brw_instruction stack[BRW_EU_MAX_INSN_STACK];
   struct brw_instruction *current;

   unsigned flag_value;
   boolean single_program_flow;
};



static __inline int type_sz( unsigned type )
{
   switch( type ) {
   case BRW_REGISTER_TYPE_UD:
   case BRW_REGISTER_TYPE_D:
   case BRW_REGISTER_TYPE_F:
      return 4;
   case BRW_REGISTER_TYPE_HF:
   case BRW_REGISTER_TYPE_UW:
   case BRW_REGISTER_TYPE_W:
      return 2;
   case BRW_REGISTER_TYPE_UB:
   case BRW_REGISTER_TYPE_B:
      return 1;
   default:
      return 0;
   }
}

static __inline struct brw_reg brw_reg( unsigned file,
                                        unsigned nr,
                                        unsigned subnr,
                                        unsigned type,
                                        unsigned vstride,
                                        unsigned width,
                                        unsigned hstride,
                                        unsigned swizzle,
                                        unsigned writemask)
{

   struct brw_reg reg;
   reg.type = type;
   reg.file = file;
   reg.nr = nr;
   reg.subnr = subnr * type_sz(type);
   reg.negate = 0;
   reg.abs = 0;
   reg.vstride = vstride;
   reg.width = width;
   reg.hstride = hstride;
   reg.address_mode = BRW_ADDRESS_DIRECT;
   reg.pad0 = 0;

   /* Could do better: If the reg is r5.3<0;1,0>, we probably want to
    * set swizzle and writemask to W, as the lower bits of subnr will
    * be lost when converted to align16.  This is probably too much to
    * keep track of as you'd want it adjusted by suboffset(), etc.
    * Perhaps fix up when converting to align16?
    */
   reg.dw1.bits.swizzle = swizzle;
   reg.dw1.bits.writemask = writemask;
   reg.dw1.bits.indirect_offset = 0;
   reg.dw1.bits.pad1 = 0;
   return reg;
}

static __inline struct brw_reg brw_vec16_reg( unsigned file,
                                              unsigned nr,
                                              unsigned subnr )
{
   return brw_reg(file,
                  nr,
                  subnr,
                  BRW_REGISTER_TYPE_F,
                  BRW_VERTICAL_STRIDE_16,
                  BRW_WIDTH_16,
                  BRW_HORIZONTAL_STRIDE_1,
                  BRW_SWIZZLE_XYZW,
                  TGSI_WRITEMASK_XYZW);
}

static __inline struct brw_reg brw_vec8_reg( unsigned file,
                                             unsigned nr,
                                             unsigned subnr )
{
   return brw_reg(file,
                  nr,
                  subnr,
                  BRW_REGISTER_TYPE_F,
                  BRW_VERTICAL_STRIDE_8,
                  BRW_WIDTH_8,
                  BRW_HORIZONTAL_STRIDE_1,
                  BRW_SWIZZLE_XYZW,
                  TGSI_WRITEMASK_XYZW);
}


static __inline struct brw_reg brw_vec4_reg( unsigned file,
                                              unsigned nr,
                                              unsigned subnr )
{
   return brw_reg(file,
                  nr,
                  subnr,
                  BRW_REGISTER_TYPE_F,
                  BRW_VERTICAL_STRIDE_4,
                  BRW_WIDTH_4,
                  BRW_HORIZONTAL_STRIDE_1,
                  BRW_SWIZZLE_XYZW,
                  TGSI_WRITEMASK_XYZW);
}


static __inline struct brw_reg brw_vec2_reg( unsigned file,
                                              unsigned nr,
                                              unsigned subnr )
{
   return brw_reg(file,
                  nr,
                  subnr,
                  BRW_REGISTER_TYPE_F,
                  BRW_VERTICAL_STRIDE_2,
                  BRW_WIDTH_2,
                  BRW_HORIZONTAL_STRIDE_1,
                  BRW_SWIZZLE_XYXY,
                  TGSI_WRITEMASK_XY);
}

static __inline struct brw_reg brw_vec1_reg( unsigned file,
                                             unsigned nr,
                                             unsigned subnr )
{
   return brw_reg(file,
                  nr,
                  subnr,
                  BRW_REGISTER_TYPE_F,
                  BRW_VERTICAL_STRIDE_0,
                  BRW_WIDTH_1,
                  BRW_HORIZONTAL_STRIDE_0,
                  BRW_SWIZZLE_XXXX,
                  TGSI_WRITEMASK_X);
}


static __inline struct brw_reg retype( struct brw_reg reg,
                                       unsigned type )
{
   reg.type = type;
   return reg;
}

static __inline struct brw_reg suboffset( struct brw_reg reg,
                                          unsigned delta )
{
   reg.subnr += delta * type_sz(reg.type);
   return reg;
}


static __inline struct brw_reg offset( struct brw_reg reg,
                                       unsigned delta )
{
   reg.nr += delta;
   return reg;
}


static __inline struct brw_reg byte_offset( struct brw_reg reg,
                                            unsigned bytes )
{
   unsigned newoffset = reg.nr * REG_SIZE + reg.subnr + bytes;
   reg.nr = newoffset / REG_SIZE;
   reg.subnr = newoffset % REG_SIZE;
   return reg;
}


static __inline struct brw_reg brw_uw16_reg( unsigned file,
                                             unsigned nr,
                                             unsigned subnr )
{
   return suboffset(retype(brw_vec16_reg(file, nr, 0), BRW_REGISTER_TYPE_UW), subnr);
}

static __inline struct brw_reg brw_uw8_reg( unsigned file,
                                            unsigned nr,
                                            unsigned subnr )
{
   return suboffset(retype(brw_vec8_reg(file, nr, 0), BRW_REGISTER_TYPE_UW), subnr);
}

static __inline struct brw_reg brw_uw1_reg( unsigned file,
                                            unsigned nr,
                                            unsigned subnr )
{
   return suboffset(retype(brw_vec1_reg(file, nr, 0), BRW_REGISTER_TYPE_UW), subnr);
}

static __inline struct brw_reg brw_imm_reg( unsigned type )
{
   return brw_reg( BRW_IMMEDIATE_VALUE,
                   0,
                   0,
                   type,
                   BRW_VERTICAL_STRIDE_0,
                   BRW_WIDTH_1,
                   BRW_HORIZONTAL_STRIDE_0,
                   0,
                   0);
}

static __inline struct brw_reg brw_imm_f( float f )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_F);
   imm.dw1.f = f;
   return imm;
}

static __inline struct brw_reg brw_imm_d( int d )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_D);
   imm.dw1.d = d;
   return imm;
}

static __inline struct brw_reg brw_imm_ud( unsigned ud )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_UD);
   imm.dw1.ud = ud;
   return imm;
}

static __inline struct brw_reg brw_imm_uw( ushort uw )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_UW);
   imm.dw1.ud = uw;
   return imm;
}

static __inline struct brw_reg brw_imm_w( short w )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_W);
   imm.dw1.d = w;
   return imm;
}

/* brw_imm_b and brw_imm_ub aren't supported by hardware - the type
 * numbers alias with _V and _VF below:
 */

/* Vector of eight signed half-byte values:
 */
static __inline struct brw_reg brw_imm_v( unsigned v )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_V);
   imm.vstride = BRW_VERTICAL_STRIDE_0;
   imm.width = BRW_WIDTH_8;
   imm.hstride = BRW_HORIZONTAL_STRIDE_1;
   imm.dw1.ud = v;
   return imm;
}

/* Vector of four 8-bit float values:
 */
static __inline struct brw_reg brw_imm_vf( unsigned v )
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_VF);
   imm.vstride = BRW_VERTICAL_STRIDE_0;
   imm.width = BRW_WIDTH_4;
   imm.hstride = BRW_HORIZONTAL_STRIDE_1;
   imm.dw1.ud = v;
   return imm;
}

#define VF_ZERO 0x0
#define VF_ONE  0x30
#define VF_NEG  (1<<7)

static __inline struct brw_reg brw_imm_vf4( unsigned v0,
                                            unsigned v1,
                                            unsigned v2,
                                            unsigned v3)
{
   struct brw_reg imm = brw_imm_reg(BRW_REGISTER_TYPE_VF);
   imm.vstride = BRW_VERTICAL_STRIDE_0;
   imm.width = BRW_WIDTH_4;
   imm.hstride = BRW_HORIZONTAL_STRIDE_1;
   imm.dw1.ud = ((v0 << 0) |
                 (v1 << 8) |
                 (v2 << 16) |
                 (v3 << 24));
   return imm;
}


static __inline struct brw_reg brw_address( struct brw_reg reg )
{
   return brw_imm_uw(reg.nr * REG_SIZE + reg.subnr);
}


static __inline struct brw_reg brw_vec1_grf( unsigned nr,
                                               unsigned subnr )
{
   return brw_vec1_reg(BRW_GENERAL_REGISTER_FILE, nr, subnr);
}

static __inline struct brw_reg brw_vec8_grf( unsigned nr,
                                             unsigned subnr )
{
   return brw_vec8_reg(BRW_GENERAL_REGISTER_FILE, nr, subnr);
}

static __inline struct brw_reg brw_vec4_grf( unsigned nr,
                                             unsigned subnr )
{
   return brw_vec4_reg(BRW_GENERAL_REGISTER_FILE, nr, subnr);
}


static __inline struct brw_reg brw_vec2_grf( unsigned nr,
                                             unsigned subnr )
{
   return brw_vec2_reg(BRW_GENERAL_REGISTER_FILE, nr, subnr);
}

static __inline struct brw_reg brw_uw8_grf( unsigned nr,
                                            unsigned subnr )
{
   return brw_uw8_reg(BRW_GENERAL_REGISTER_FILE, nr, subnr);
}

static __inline struct brw_reg brw_null_reg( void )
{
   return brw_vec8_reg(BRW_ARCHITECTURE_REGISTER_FILE,
                       BRW_ARF_NULL,
                       0);
}

static __inline struct brw_reg brw_address_reg( unsigned subnr )
{
   return brw_uw1_reg(BRW_ARCHITECTURE_REGISTER_FILE,
                      BRW_ARF_ADDRESS,
                      subnr);
}

/* If/else instructions break in align16 mode if writemask & swizzle
 * aren't xyzw.  This goes against the convention for other scalar
 * regs:
 */
static __inline struct brw_reg brw_ip_reg( void )
{
   return brw_reg(BRW_ARCHITECTURE_REGISTER_FILE,
                  BRW_ARF_IP,
                  0,
                  BRW_REGISTER_TYPE_UD,
                  BRW_VERTICAL_STRIDE_4, /* ? */
                  BRW_WIDTH_1,
                  BRW_HORIZONTAL_STRIDE_0,
                  BRW_SWIZZLE_XYZW, /* NOTE! */
                  TGSI_WRITEMASK_XYZW); /* NOTE! */
}

static __inline struct brw_reg brw_acc_reg( void )
{
   return brw_vec8_reg(BRW_ARCHITECTURE_REGISTER_FILE,
                       BRW_ARF_ACCUMULATOR,
                       0);
}


static __inline struct brw_reg brw_flag_reg( void )
{
   return brw_uw1_reg(BRW_ARCHITECTURE_REGISTER_FILE,
                      BRW_ARF_FLAG,
                      0);
}


static __inline struct brw_reg brw_mask_reg( unsigned subnr )
{
   return brw_uw1_reg(BRW_ARCHITECTURE_REGISTER_FILE,
                      BRW_ARF_MASK,
                      subnr);
}

static __inline struct brw_reg brw_message_reg( unsigned nr )
{
   return brw_vec8_reg(BRW_MESSAGE_REGISTER_FILE,
                       nr,
                       0);
}




/* This is almost always called with a numeric constant argument, so
 * make things easy to evaluate at compile time:
 */
static __inline unsigned cvt( unsigned val )
{
   switch (val) {
   case 0: return 0;
   case 1: return 1;
   case 2: return 2;
   case 4: return 3;
   case 8: return 4;
   case 16: return 5;
   case 32: return 6;
   }
   return 0;
}

static __inline struct brw_reg stride( struct brw_reg reg,
                                       unsigned vstride,
                                       unsigned width,
                                       unsigned hstride )
{

   reg.vstride = cvt(vstride);
   reg.width = cvt(width) - 1;
   reg.hstride = cvt(hstride);
   return reg;
}

static __inline struct brw_reg vec16( struct brw_reg reg )
{
   return stride(reg, 16,16,1);
}

static __inline struct brw_reg vec8( struct brw_reg reg )
{
   return stride(reg, 8,8,1);
}

static __inline struct brw_reg vec4( struct brw_reg reg )
{
   return stride(reg, 4,4,1);
}

static __inline struct brw_reg vec2( struct brw_reg reg )
{
   return stride(reg, 2,2,1);
}

static __inline struct brw_reg vec1( struct brw_reg reg )
{
   return stride(reg, 0,1,0);
}

static __inline struct brw_reg get_element( struct brw_reg reg, unsigned elt )
{
   return vec1(suboffset(reg, elt));
}

static __inline struct brw_reg get_element_ud( struct brw_reg reg, unsigned elt )
{
   return vec1(suboffset(retype(reg, BRW_REGISTER_TYPE_UD), elt));
}


static __inline struct brw_reg brw_swizzle( struct brw_reg reg,
                                            unsigned x,
                                            unsigned y,
                                            unsigned z,
                                            unsigned w)
{
   reg.dw1.bits.swizzle = BRW_SWIZZLE4(BRW_GET_SWZ(reg.dw1.bits.swizzle, x),
                                       BRW_GET_SWZ(reg.dw1.bits.swizzle, y),
                                       BRW_GET_SWZ(reg.dw1.bits.swizzle, z),
                                       BRW_GET_SWZ(reg.dw1.bits.swizzle, w));
   return reg;
}


static __inline struct brw_reg brw_swizzle1( struct brw_reg reg,
                                             unsigned x )
{
   return brw_swizzle(reg, x, x, x, x);
}

static __inline struct brw_reg brw_writemask( struct brw_reg reg,
                                              unsigned mask )
{
   reg.dw1.bits.writemask &= mask;
   return reg;
}

static __inline struct brw_reg brw_set_writemask( struct brw_reg reg,
                                                  unsigned mask )
{
   reg.dw1.bits.writemask = mask;
   return reg;
}

static __inline struct brw_reg negate( struct brw_reg reg )
{
   reg.negate ^= 1;
   return reg;
}

static __inline struct brw_reg brw_abs( struct brw_reg reg )
{
   reg.abs = 1;
   return reg;
}

/***********************************************************************
 */
static __inline struct brw_reg brw_vec4_indirect( unsigned subnr,
                                                  int offset )
{
   struct brw_reg reg =  brw_vec4_grf(0, 0);
   reg.subnr = subnr;
   reg.address_mode = BRW_ADDRESS_REGISTER_INDIRECT_REGISTER;
   reg.dw1.bits.indirect_offset = offset;
   return reg;
}

static __inline struct brw_reg brw_vec1_indirect( unsigned subnr,
                                                  int offset )
{
   struct brw_reg reg =  brw_vec1_grf(0, 0);
   reg.subnr = subnr;
   reg.address_mode = BRW_ADDRESS_REGISTER_INDIRECT_REGISTER;
   reg.dw1.bits.indirect_offset = offset;
   return reg;
}

static __inline struct brw_reg deref_4f(struct brw_indirect ptr, int offset)
{
   return brw_vec4_indirect(ptr.addr_subnr, ptr.addr_offset + offset);
}

static __inline struct brw_reg deref_1f(struct brw_indirect ptr, int offset)
{
   return brw_vec1_indirect(ptr.addr_subnr, ptr.addr_offset + offset);
}

static __inline struct brw_reg deref_4b(struct brw_indirect ptr, int offset)
{
   return retype(deref_4f(ptr, offset), BRW_REGISTER_TYPE_B);
}

static __inline struct brw_reg deref_1uw(struct brw_indirect ptr, int offset)
{
   return retype(deref_1f(ptr, offset), BRW_REGISTER_TYPE_UW);
}

static __inline struct brw_reg deref_1ud(struct brw_indirect ptr, int offset)
{
   return retype(deref_1f(ptr, offset), BRW_REGISTER_TYPE_UD);
}

static __inline struct brw_reg get_addr_reg(struct brw_indirect ptr)
{
   return brw_address_reg(ptr.addr_subnr);
}

static __inline struct brw_indirect brw_indirect_offset( struct brw_indirect ptr, int offset )
{
   ptr.addr_offset += offset;
   return ptr;
}

static __inline struct brw_indirect brw_indirect( unsigned addr_subnr, int offset )
{
   struct brw_indirect ptr;
   ptr.addr_subnr = addr_subnr;
   ptr.addr_offset = offset;
   ptr.pad = 0;
   return ptr;
}

static __inline struct brw_instruction *current_insn( struct brw_compile *p)
{
        return &p->store[p->nr_insn];
}

void brw_pop_insn_state( struct brw_compile *p );
void brw_push_insn_state( struct brw_compile *p );
void brw_set_mask_control( struct brw_compile *p, unsigned value );
void brw_set_saturate( struct brw_compile *p, unsigned value );
void brw_set_access_mode( struct brw_compile *p, unsigned access_mode );
void brw_set_compression_control( struct brw_compile *p, boolean control );
void brw_set_predicate_control_flag_value( struct brw_compile *p, unsigned value );
void brw_set_predicate_control( struct brw_compile *p, unsigned pc );
void brw_set_conditionalmod( struct brw_compile *p, unsigned conditional );

void brw_init_compile( struct brw_compile *p );
const unsigned *brw_get_program( struct brw_compile *p, unsigned *sz );


struct brw_instruction *brw_alu1( struct brw_compile *p,
                                  unsigned opcode,
                                  struct brw_reg dest,
                                  struct brw_reg src );

struct brw_instruction *brw_alu2(struct brw_compile *p,
                                 unsigned opcode,
                                 struct brw_reg dest,
                                 struct brw_reg src0,
                                 struct brw_reg src1 );

/* Helpers for regular instructions:
 */
#define ALU1(OP)                                        \
struct brw_instruction *brw_##OP(struct brw_compile *p, \
              struct brw_reg dest,                      \
              struct brw_reg src0);

#define ALU2(OP)                                        \
struct brw_instruction *brw_##OP(struct brw_compile *p, \
              struct brw_reg dest,                      \
              struct brw_reg src0,                      \
              struct brw_reg src1);

ALU1(MOV)
ALU2(SEL)
ALU1(NOT)
ALU2(AND)
ALU2(OR)
ALU2(XOR)
ALU2(SHR)
ALU2(SHL)
ALU2(RSR)
ALU2(RSL)
ALU2(ASR)
ALU2(JMPI)
ALU2(ADD)
ALU2(MUL)
ALU1(FRC)
ALU1(RNDD)
ALU2(MAC)
ALU2(MACH)
ALU1(LZD)
ALU2(DP4)
ALU2(DPH)
ALU2(DP3)
ALU2(DP2)
ALU2(LINE)

#undef ALU1
#undef ALU2



/* Helpers for SEND instruction:
 */
void brw_urb_WRITE(struct brw_compile *p,
                   struct brw_reg dest,
                   unsigned msg_reg_nr,
                   struct brw_reg src0,
                   boolean allocate,
                   boolean used,
                   unsigned msg_length,
                   unsigned response_length,
                   boolean eot,
                   boolean writes_complete,
                   unsigned offset,
                   unsigned swizzle);

void brw_fb_WRITE(struct brw_compile *p,
                   struct brw_reg dest,
                   unsigned msg_reg_nr,
                   struct brw_reg src0,
                   unsigned binding_table_index,
                   unsigned msg_length,
                   unsigned response_length,
                   boolean eot);

void brw_SAMPLE(struct brw_compile *p,
                struct brw_reg dest,
                unsigned msg_reg_nr,
                struct brw_reg src0,
                unsigned binding_table_index,
                unsigned sampler,
                unsigned writemask,
                unsigned msg_type,
                unsigned response_length,
                unsigned msg_length,
                boolean eot);

void brw_math_16( struct brw_compile *p,
                  struct brw_reg dest,
                  unsigned function,
                  unsigned saturate,
                  unsigned msg_reg_nr,
                  struct brw_reg src,
                  unsigned precision );

void brw_math( struct brw_compile *p,
               struct brw_reg dest,
               unsigned function,
               unsigned saturate,
               unsigned msg_reg_nr,
               struct brw_reg src,
               unsigned data_type,
               unsigned precision );

void brw_dp_READ_16( struct brw_compile *p,
                     struct brw_reg dest,
                     unsigned msg_reg_nr,
                     unsigned scratch_offset );

void brw_dp_WRITE_16( struct brw_compile *p,
                      struct brw_reg src,
                      unsigned msg_reg_nr,
                      unsigned scratch_offset );

/* If/else/endif.  Works by manipulating the execution flags on each
 * channel.
 */
struct brw_instruction *brw_IF(struct brw_compile *p,
                               unsigned execute_size);

struct brw_instruction *brw_ELSE(struct brw_compile *p,
                                 struct brw_instruction *if_insn);

void brw_ENDIF(struct brw_compile *p,
               struct brw_instruction *if_or_else_insn);


/* DO/WHILE loops:
 */
struct brw_instruction *brw_DO(struct brw_compile *p,
                               unsigned execute_size);

struct brw_instruction *brw_WHILE(struct brw_compile *p,
               struct brw_instruction *patch_insn);

struct brw_instruction *brw_BREAK(struct brw_compile *p);
struct brw_instruction *brw_CONT(struct brw_compile *p);
/* Forward jumps:
 */
void brw_land_fwd_jump(struct brw_compile *p,
                       struct brw_instruction *jmp_insn);



void brw_NOP(struct brw_compile *p);

/* Special case: there is never a destination, execution size will be
 * taken from src0:
 */
void brw_CMP(struct brw_compile *p,
             struct brw_reg dest,
             unsigned conditional,
             struct brw_reg src0,
             struct brw_reg src1);

void brw_print_reg( struct brw_reg reg );


/***********************************************************************
 * brw_eu_util.c:
 */

void brw_copy_indirect_to_indirect(struct brw_compile *p,
                                   struct brw_indirect dst_ptr,
                                   struct brw_indirect src_ptr,
                                   unsigned count);

void brw_copy_from_indirect(struct brw_compile *p,
                            struct brw_reg dst,
                            struct brw_indirect ptr,
                            unsigned count);

void brw_copy4(struct brw_compile *p,
               struct brw_reg dst,
               struct brw_reg src,
               unsigned count);

void brw_copy8(struct brw_compile *p,
               struct brw_reg dst,
               struct brw_reg src,
               unsigned count);

void brw_math_invert( struct brw_compile *p,
                      struct brw_reg dst,
                      struct brw_reg src);

void brw_set_src1( struct brw_instruction *insn,
                          struct brw_reg reg );
#endif

---